

Analysis of a Simple Approach to Modeling Performance for Streaming Data Applications

Jonathan C. Beard
Roger D. Chamberlain



Work supported by:



August 2013

Outline

- We introduce a **simple model** to **estimate throughput** and **inform buffering capacity**
- The model is **tailored** to **stream processing**
- Is applicable to applications deployed on **heterogeneous architectures**
- We **empirically evaluate** the proposed model and discuss instances **where it works** and **where it might not**

Stream Processing Intro - Kernel


```
1 streams [[ Output ]] Work( InputOne, InputTwo )
2 {
3     X = InputOne.get( );
4     Y = InputTwo.get( );
5     out = do_something( X, Y );
6     Output.push( out );
7 }
```

Stream Processing Intro - Kernel

```
1 streams [[ Output ]] Work( InputOne, InputTwo )
2 {
3     X = InputOne
4     Y = InputTwo
5     out = do_some_work( X, Y );
6     Output.push( out );
7 }
```

Kernel

Stream Processing Intro - Streams




Stream Processing Intro - Languages


- Academic Systems: Auto-Pipe, Brook, Cg, S-Net, StreamIt, and Streams-C
- Commercial Systems: Impulse C and IBM's System S

Stream Processing Intro - Mapping I


Multicore chips



Intel Xeon E7 (10-core)




AMD Opteron 6300 (16-core)



IBM Power7 (8-core)


Specialized Co-Processors




Intel Phi (61-core)




General Purpose Graphics Processor
(GPGPU)




Field
Programmable
Gate Array
(FPGA)




Stream Processing Intro - Mapping 3




Stream Processing Intro - Mapping 3




Stream Processing Intro - Mapping 3



Application and Implementations



A Hardware Mapping



Hypothesis


Can we calculate achievable throughput
and place an upper bound for necessary
buffering capacity?

Modeling Assumptions


- The system being modeled is at **steady state**
- Arrival process is **Poisson**
- Service times are **exponentially distributed**.
- Buffers are infinite with non-blocking reads and writes.

Overall Model Layout


Application Topology



Flow Network Topology




Queue Network Topology




Overall Model Layout


Application Topology



Flow Network Topology



Queue Network Topology




Flow Model Filtering

Filtering - Gain or Loss of Data




Flow Model Filtering


Filtering - Gain or Loss of Data



Flow Model




Flow Model



μ - service rate of kernel


Flow Model



μ - service rate of kernel

F_r - fraction of data
along kernel out-edges

Flow Model




μ - service rate of kernel

F_r - fraction of data along kernel out-edges

γ - gain function of upstream kernel

Flow Model




C - capacity for each edge
product of:

μ - service rate of kernel

F_r - fraction of data
along kernel out-edges

γ - gain function of
upstream kernel


What about sharing?





What about sharing?

- **Multicore(s)** - Fair Sharing, even division of processing capacity
- **FPGA(s)** - are shared non-temporally via area
- **PCI Bus** - Fair Sharing, even division of bandwidth



Our Example




Our Example



Our Example



Throughput In = 40 Bytes/s






Routing Fraction (F_r)=1.0

Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example





Routing Fraction (F_r)=1.0


Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example



Throughput In = 40 Bytes/s





Routing Fraction (F_r)=1.0


Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example



Throughput In = 40 Bytes/s





Routing Fraction (F_r)=1.0


Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example



Throughput In = 40 Bytes/s





Routing Fraction (F_r)=1.0


Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example





Throughput In = 40 Bytes/s




Routing Fraction (F_r)=1.0
 Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example





Throughput In = 40 Bytes/s




- Routing Fraction (F_r)=1.0
- Gain Function (γ)=1.0
- Expected Departure Rate (E_D)=13.33 Bytes/s

Our Example



Throughput In = 40 Bytes/s



Routing Fraction (F_r)=1.0

Gain Function (γ)=1.0

Expected Departure Rate (E_D)=13.33 Bytes/s

Flow Model

Conservation of Flow

$$\sum_{j|(i,j) \in E_F} f(\overrightarrow{V_i V_j}) - \sum_{j|(j,i) \in E_F} f(\overrightarrow{V_j V_i}) = \begin{cases} + & i = s \\ 0 & i = \text{circulation} \\ - & i = t \end{cases}$$


Edge Capacity Constraint

$$f(\overrightarrow{V_i V_j}) \leq C(\overrightarrow{V_i V_j})$$

Routing Constraint

$$\frac{f(\overrightarrow{V_i V_j})}{\sum_{x=1}^N f(\overrightarrow{V_i V_x})} = R(\overrightarrow{V_i V_j})$$

Example finished



Steps Recap:

- Start with a mapped application topology
- Parameterize the model
- Set the edge capacity equal to the expected departure rate
- Solve for maximum flow

Testing Methodology

- Test the model on multiple real applications (**JPEG encode, DES encrypt**).
- **Generate random synthetic applications** to explore a wider range of application topologies.
- **Randomly map applications** to available hardware using uniform random process.
- **Measure throughput and queue occupancy on** generated Application / Hardware mappings at **each stream (edge)**.


Synthetic Application Stats

Statistic	Mean	Std. Deviation
Number of Vertices	21	17.52
Kernels per Resource	3.6	3.51
Gain or Loss	0.98	1.03
Routing Probability (F_r)	0.585	0.340
Service Time (μ)	Varies, mean 20 μ s	
Packet Size	Varies, 16-Bit to 64-Bit	
Implementations	Hardware and Software	

Utilized Hardware


Specification	Machine 1 (x 2)	Machine 2
CPU	12 x 2.4 GHz AMD Opteron	4 x 3.1 GHz Intel Xeon E3
FPGA	2 x Virtex-4 LX 100	None
RAM	32GB DDR2	8GB DDR3

Flow Model Results




Overall Model Layout

Application Topology




Flow Network Topology




Add vertices to model communications resources

Queue Network Topology



M/M/I Occupancy Model

$\lambda \rightarrow$ Throughput



$\mu \rightarrow$ Service Rate

$$K \left[\rho = \frac{\lambda}{\mu}, P_K = 10^{-7} \right] = \frac{\log\left(\frac{P_K}{1-\rho}\right)}{\log(\rho)} - 1$$

Queue Model Results

Step 1:

Modeled Occupancy	Observed Occupancy	Percent Error
M	O	$(M - O / O)$


Step 2:

Combine DES Encrypt, JPEG
Encode and Synthetic Applications

Step 3:

Make a histogram

Queue Model Results



Conclusion

- Showed that a generalized maximum flow model can be used to solve for max flow of a queueing network.
- Demonstrated the flow model is reliable on real systems
- Simple M/M/I queueing model is insufficient to estimate buffering requirements

References



Slides and Software
@
<http://sbs.wustl.edu>