

The Sparse Data Reduction Engine

Chopping Sparse Data one byte at a time

Jonathan Beard

Staff Research Engineer, Arm Inc. MEMSYS 2017

Copyright © 2017 Arm Limited

Disclaimer

This is a research project, not product.

Any changes to architecture must go through the standard architecture review board process

Nothing within this presentation should be taken as a direction of future architecture or product plans for Arm Inc/Ltd.


Please ask questions related to the presentation!

Data movement dominates in the post-Moore era

- Well understood problem, computing typically takes less energy than moving the data (~2-80x).
- Solutions? More exotic technologies?
- Next 5-10 years?
 - Building up and out: 3D stacked memories and 3D stacked compute (maybe, once we have better design tools)
 - Non-volatiles integrated and slowly replacing standard volatile memory (due to lack of refresh)
 - Short term: an architecture explosion....









Basic Von Neumann architecture


A compute element

A memory interface


arm








Dance of reuse and utilization






© Arm 2017


Dark Bandwidth:


Data moved throughout the memory hierarchy that is not used after it is moved.

Dark Bandwidth:

Unused data moved throughout the memory hierarchy not at request of programmer but because of hardware design.







~15 GB/s


Compacting Data First: The Alternatives



Sparse Data Reduction (mechanisms)

Standard Gather-Scatter (In Core)

In-Memory Gather-Scatter




• Smaller binary (e.g., single gather vs. multiple loads)

- Smaller binary (e.g., single gather vs. multiple loads)
- Improved Cache Line Utilization
- Reduced Overall Data Movement

Improving on scatter/gather

Random Gather Comparison




- Reduce cache misses for sparse workloads
- Improve Bandwidth Utilization

Programmable DMA

- Generally limited to page gather/move/scatter
- Usually coherent (lots of transactions), wastes bus utilization (i.e., all traffic goes through coherent network)
- Often limited when it comes to finer granularity
- Typically no persistent state
- > Not solving quite the same problem!

Toy Example:



The SPiDRE




SPiDRE in words

Decoupling access and execute

The idea

- Programmers know what data they want (usually)
- Finding Compressed Sparse Row manipulations for new problems often takes a lot of time (bad for productivity)
- Why not build an interface that allows gathering (potentially) in any device of only the data you (the programmer) needs
- "Bulk" byte-addressed memory
- Doesn't break coherence...with some caveats
- Can create multiple windows of original segment



Programming SPiDRE (one approach)

User inserted rearrange function


```
User inserted allocate (new virtual and physical space)
```


```
template < class DST, class SRC >
static std::size_t rearrange(
   DST * const dst,
   SRC * const src,
   const std::size_t nitems,
   rearrange_func_t< DST, SRC > src_dst );
```


```
template < class S, class S_Prime >
 static void sync( S * const s,
     S_Prime * const s_p,
     const std::size_t nitems );
```


Synchronize S' -> S


```
template < typename TYPE >
 static void free( TYPE *ptr );
```
















Bloom filter analysis


Quick and simple

- [image to right] dots are our implementation, line is theoretical
- With 4k bits, ~22% false positive rate, ~1500 elements, 78% reduction in unnecessary write-backs at N granularity (e.g., 64-byte, 4K, 64K, 2M)
- Method enables variable granularity set at allocation
- Bottom line: it's a well understood Bloom filter, enables reduction of writeback on synchronization







The big picture








Sparse translation through IOMMU







Sim Setup & Results




Simulation Environment (SPiDRE)




Fixed Stride (1GB data set) - Gather SPiDRE




Fixed Stride (1GB data set) - Gather SPiDRE



Fixed Stride (1GB data set) - Gather SPiDRE



Random Gather - SPiDRE



HPC Mini-apps


All single threaded executions for initial study


CoMD

- Used Lennard-Jones potentials
- Simple port to gather within the main loop


LULESH

- Multiple ports with varying rearrange to use distances
- Varied size and iteration count
- Demonstrated sparse data reduction combined with programmer placed pre-fetch hints





Speed-up by average stride



Conclusions

- SPiDRE is an interface and hardware acceleration infrastructure to gather data near memory/storage and make it dense (reducing bandwidth utilization, enabling more vectorization)
- We've shown a 2x speedup and significant data movement reduction on several applications, definitely more room (some special cases greater than 2x)

Future work

- Translation for near-memory compute (inc. gather/scatter)
- Programming models
- ➢ Full system simulation

Questions...

Twitter: @jonathan_beard Email: jonathan.beard@arm.com